Can propagation delays be simulated in Active-HDL?

I’m using the Lattice Diamond licensed version of Aldec Active-HDL. The logic circuits I’m working with are complex enough that I believe propagation delays could have an impact on the actual function of the hardware.

Is there a way to enable a propagation delay in simulation? Or a generic Verilog way of introducing a delay like this?