# How do I convert a Karnaugh map into a Logic gate circuit?

Electrical Engineering Asked by Meck on September 8, 2020

Ok, so I currently have some questions that I need to work out in uni, ive basically been given 2 lengthy boolean expressions and I need to simplify them. Question a I feel like ive done right but question b im stuck on as its so long and im fairly new to Logic Gates still. Ill attach a picture of the question and what ive come up with so far for the karnaugh map, I feel like I understand how the terms work and how to get them with say ABC = 2 terms, AB = 3 A =4 etc. I know that the + symbols are OR gates.
Added another image below, I knew about being able to overlap when circling the inputs but didnt know and still have no idea what they mean or how to replicate those circled inputs into a logic gate circuit, ill have to do some research on karnaugh maps. Also apologies for the mistype earlier, I put AND instead of OR. https://imgur.com/BlAtOIE Id assume the 4 shown below would replicate the 4×1 4×1 4×1 and 2×1 inputs but id assume i have to change quite a few things

My attempt at creating the circuit
https://imgur.com/YYivcfD

After an update to your question you came up with

Here's the same equation you wrote but with "Y=" added to it for clarity:
$$Y = bar{A}bar{D}+bar{A}B+bar{A}C+bar{B}Cbar{D}$$

The equation is correct.

How do I convert a Karnaugh map into a Logic gate circuit?

Now, look at what the equation actually say,
it says that $$Y$$ is equal to $$bar{A}$$ AND $$bar{D}$$ OR $$bar{A}$$ AND $$B$$ OR $$bar{A}$$ AND $$C$$ OR $$bar{B}$$ AND $$C$$ AND $$bar{D}$$

So let's just make that logic circuit three times in three different ways.

• Top left is the naive solution that implements the function blindly
• Top right is when you move the logical NOT gates backwards and join them
• Bottom is when you factorize $$bar{A}bar{D}+bar{A}B+bar{A}C$$ into $$bar{A}(bar{D}+B+C)$$

All 3 of them give the same output as the karnaugh map. All 3 of them are viable. If you have many NAND or NOR gates laying around then you can apply De Morgan's law and then you have a solution that uses NAND and NOR heavily and you can use up some NAND and NOR gates.

The correct logic circuit for you boils down to what you are allowed to use or some other requirements/constraints on your project. Keep in mind that NAND and NOR gates usually requires fewer transistors to implement and are therefor usually the gates you want to use.

Answered by Harry Svensson on September 8, 2020

## Related Questions

### Op inverting amplefier circuit

1  Asked on August 29, 2020 by hos

### Subtractor op-amp configuration to find the diference of 2 signals

4  Asked on August 27, 2020 by metrryboros

### Reduce Noise Added With Zener Clipper

1  Asked on August 26, 2020 by oats

### Ohms law’s statement

5  Asked on August 26, 2020 by ashaal-aalam

### RMS Current through output diode in a flyback transformer with multiple outputs

1  Asked on August 22, 2020 by jess

### 15V to 3.3V to power ESP12E

2  Asked on August 22, 2020 by muxa

### How to verify if power supply is enough to handle power consumption spike?

1  Asked on August 19, 2020 by vincent-diallo-nort

### AC Circuit + Parallel resonant band-stop filter

4  Asked on August 10, 2020 by d0bz

### Is there a reason the offset of this opamp is done like this?

2  Asked on August 9, 2020 by marcos

### How to attach a clincher connector to a FSR

1  Asked on August 9, 2020 by cerin

### Understanding addressing and size in memory map

1  Asked on July 28, 2020 by kmc

### Read 24 Vac signal with a Raspberry Pi

1  Asked on July 25, 2020 by riccardo-minati

### heat sink solution for light source around 1000°C

2  Asked on July 24, 2020 by ross

### Need help identifying wires on 3-phase single-volt AC motor (6 leads)

4  Asked on July 23, 2020 by nachonachoman