Using the fast adders circuits in FPGA
Electrical Engineering Asked by Yogi Bear on February 1, 2021
Im confused on how to use the dedicated carry logic
The first image shows the schematic for a full adder using a MUX
It looks like one of the outputs are equivalent to A XOR B
One Answer
Usually you just need to use the behavioral addition operator + and the synthesis tools will do the Right Thing. The documentation should give you information about inferring a fast adder, if it is more difficult than that.
Answered by Elliot Alderson on February 1, 2021
Add your own answers!
Ask a Question
Get help from others!
Recent Answers
- haakon.io on Why fry rice before boiling?
- Lex on Does Google Analytics track 404 page responses as valid page views?
- Peter Machado on Why fry rice before boiling?
- Jon Church on Why fry rice before boiling?
- Joshua Engel on Why fry rice before boiling?
Recent Questions
- How can I transform graph image into a tikzpicture LaTeX code?
- How Do I Get The Ifruit App Off Of Gta 5 / Grand Theft Auto 5
- Iv’e designed a space elevator using a series of lasers. do you know anybody i could submit the designs too that could manufacture the concept and put it to use
- Need help finding a book. Female OP protagonist, magic
- Why is the WWF pending games (“Your turn”) area replaced w/ a column of “Bonus & Reward”gift boxes?